|
|
@ -609,9 +609,9 @@ register_structs! {
|
|
|
|
(0x004 => TYPER: ReadOnly<u32, TYPER::Register>),
|
|
|
|
(0x004 => TYPER: ReadOnly<u32, TYPER::Register>),
|
|
|
|
(0x008 => _reserved1),
|
|
|
|
(0x008 => _reserved1),
|
|
|
|
(0x104 => ISENABLER: [ReadWrite<u32>; 31]),
|
|
|
|
(0x104 => ISENABLER: [ReadWrite<u32>; 31]),
|
|
|
|
(0x108 => _reserved2),
|
|
|
|
(0x180 => _reserved2),
|
|
|
|
(0x820 => ITARGETSR: [ReadWrite<u32, ITARGETSR::Register>; 248]),
|
|
|
|
(0x820 => ITARGETSR: [ReadWrite<u32, ITARGETSR::Register>; 248]),
|
|
|
|
(0x824 => @END),
|
|
|
|
(0xC00 => @END),
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
@ -622,7 +622,7 @@ register_structs! {
|
|
|
|
(0x100 => ISENABLER: ReadWrite<u32>),
|
|
|
|
(0x100 => ISENABLER: ReadWrite<u32>),
|
|
|
|
(0x104 => _reserved2),
|
|
|
|
(0x104 => _reserved2),
|
|
|
|
(0x800 => ITARGETSR: [ReadOnly<u32, ITARGETSR::Register>; 8]),
|
|
|
|
(0x800 => ITARGETSR: [ReadOnly<u32, ITARGETSR::Register>; 8]),
|
|
|
|
(0x804 => @END),
|
|
|
|
(0x820 => @END),
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
```
|
|
|
|
```
|
|
|
@ -1098,9 +1098,9 @@ diff -uNr 12_integrated_testing/kernel/src/bsp/device_driver/arm/gicv2/gicd.rs 1
|
|
|
|
+ (0x004 => TYPER: ReadOnly<u32, TYPER::Register>),
|
|
|
|
+ (0x004 => TYPER: ReadOnly<u32, TYPER::Register>),
|
|
|
|
+ (0x008 => _reserved1),
|
|
|
|
+ (0x008 => _reserved1),
|
|
|
|
+ (0x104 => ISENABLER: [ReadWrite<u32>; 31]),
|
|
|
|
+ (0x104 => ISENABLER: [ReadWrite<u32>; 31]),
|
|
|
|
+ (0x108 => _reserved2),
|
|
|
|
+ (0x180 => _reserved2),
|
|
|
|
+ (0x820 => ITARGETSR: [ReadWrite<u32, ITARGETSR::Register>; 248]),
|
|
|
|
+ (0x820 => ITARGETSR: [ReadWrite<u32, ITARGETSR::Register>; 248]),
|
|
|
|
+ (0x824 => @END),
|
|
|
|
+ (0xC00 => @END),
|
|
|
|
+ }
|
|
|
|
+ }
|
|
|
|
+}
|
|
|
|
+}
|
|
|
|
+
|
|
|
|
+
|
|
|
@ -1111,7 +1111,7 @@ diff -uNr 12_integrated_testing/kernel/src/bsp/device_driver/arm/gicv2/gicd.rs 1
|
|
|
|
+ (0x100 => ISENABLER: ReadWrite<u32>),
|
|
|
|
+ (0x100 => ISENABLER: ReadWrite<u32>),
|
|
|
|
+ (0x104 => _reserved2),
|
|
|
|
+ (0x104 => _reserved2),
|
|
|
|
+ (0x800 => ITARGETSR: [ReadOnly<u32, ITARGETSR::Register>; 8]),
|
|
|
|
+ (0x800 => ITARGETSR: [ReadOnly<u32, ITARGETSR::Register>; 8]),
|
|
|
|
+ (0x804 => @END),
|
|
|
|
+ (0x820 => @END),
|
|
|
|
+ }
|
|
|
|
+ }
|
|
|
|
+}
|
|
|
|
+}
|
|
|
|
+
|
|
|
|
+
|
|
|
|