2009-08-21 20:21:05 +00:00
|
|
|
/*
|
|
|
|
* This file is part of OpenTTD.
|
|
|
|
* OpenTTD is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, version 2.
|
|
|
|
* OpenTTD is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
|
|
|
* See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with OpenTTD. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
2010-08-01 19:22:34 +00:00
|
|
|
/**
|
|
|
|
* @file elrail_data.h Stores all the data for overhead wire and pylon drawing.
|
2010-08-01 19:44:49 +00:00
|
|
|
* @see elrail.c
|
|
|
|
*/
|
2006-03-29 16:30:26 +00:00
|
|
|
|
|
|
|
#ifndef ELRAIL_DATA_H
|
|
|
|
#define ELRAIL_DATA_H
|
|
|
|
|
2010-08-01 19:22:34 +00:00
|
|
|
/**
|
|
|
|
* Tile Location group.
|
2010-08-01 19:44:49 +00:00
|
|
|
* This defines whether the X and or Y coordinate of a tile is even
|
|
|
|
*/
|
2007-03-07 12:11:48 +00:00
|
|
|
enum TLG {
|
2006-03-29 16:30:26 +00:00
|
|
|
XEVEN_YEVEN = 0,
|
|
|
|
XEVEN_YODD = 1,
|
|
|
|
XODD_YEVEN = 2,
|
|
|
|
XODD_YODD = 3,
|
|
|
|
TLG_END
|
2007-03-07 12:11:48 +00:00
|
|
|
};
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2010-08-01 19:22:34 +00:00
|
|
|
/**
|
|
|
|
* When determining the pylon configuration on the edge, two tiles are taken
|
2006-09-04 20:40:33 +00:00
|
|
|
* into account: the tile being drawn itself (the home tile, the one in
|
2010-08-01 19:44:49 +00:00
|
|
|
* ti->tile), and the neighbouring tile
|
|
|
|
*/
|
2007-03-07 12:11:48 +00:00
|
|
|
enum TileSource {
|
2006-03-29 16:30:26 +00:00
|
|
|
TS_HOME = 0,
|
|
|
|
TS_NEIGHBOUR = 1,
|
|
|
|
|
|
|
|
TS_END
|
2007-03-07 12:11:48 +00:00
|
|
|
};
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2010-05-13 09:44:44 +00:00
|
|
|
static const uint NUM_TRACKS_AT_PCP = 6;
|
2006-03-29 16:30:26 +00:00
|
|
|
|
|
|
|
/** Which PPPs are possible at all on a given PCP */
|
2009-09-20 23:11:01 +00:00
|
|
|
static const byte AllowedPPPonPCP[DIAGDIR_END] = {
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_N | 1 << DIR_E | 1 << DIR_SE | 1 << DIR_S | 1 << DIR_W | 1 << DIR_NW,
|
|
|
|
1 << DIR_N | 1 << DIR_NE | 1 << DIR_E | 1 << DIR_S | 1 << DIR_SW | 1 << DIR_W,
|
|
|
|
1 << DIR_N | 1 << DIR_E | 1 << DIR_SE | 1 << DIR_S | 1 << DIR_W | 1 << DIR_NW,
|
|
|
|
1 << DIR_N | 1 << DIR_NE | 1 << DIR_E | 1 << DIR_S | 1 << DIR_SW | 1 << DIR_W,
|
2006-03-29 16:30:26 +00:00
|
|
|
};
|
|
|
|
|
2010-08-01 19:22:34 +00:00
|
|
|
/**
|
|
|
|
* Which of the PPPs are inside the tile. For the two PPPs on the tile border
|
2006-09-04 20:40:33 +00:00
|
|
|
* the following system is used: if you rotate the PCP so that it is in the
|
2010-08-01 19:44:49 +00:00
|
|
|
* north, the eastern PPP belongs to the tile.
|
|
|
|
*/
|
2009-09-20 23:11:01 +00:00
|
|
|
static const byte OwnedPPPonPCP[DIAGDIR_END] = {
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_SE | 1 << DIR_S | 1 << DIR_SW | 1 << DIR_W,
|
|
|
|
1 << DIR_N | 1 << DIR_SW | 1 << DIR_W | 1 << DIR_NW,
|
|
|
|
1 << DIR_N | 1 << DIR_NE | 1 << DIR_E | 1 << DIR_NW,
|
|
|
|
1 << DIR_NE | 1 << DIR_E | 1 << DIR_SE | 1 << DIR_S
|
|
|
|
};
|
|
|
|
|
|
|
|
/** Maps a track bit onto two PCP positions */
|
|
|
|
static const DiagDirection PCPpositions[TRACK_END][2] = {
|
2009-03-15 00:03:27 +00:00
|
|
|
{DIAGDIR_NE, DIAGDIR_SW}, // X
|
|
|
|
{DIAGDIR_SE, DIAGDIR_NW}, // Y
|
|
|
|
{DIAGDIR_NW, DIAGDIR_NE}, // UPPER
|
|
|
|
{DIAGDIR_SE, DIAGDIR_SW}, // LOWER
|
|
|
|
{DIAGDIR_SW, DIAGDIR_NW}, // LEFT
|
|
|
|
{DIAGDIR_NE, DIAGDIR_SE}, // RIGHT
|
2006-03-29 16:30:26 +00:00
|
|
|
};
|
|
|
|
|
2006-04-05 08:28:03 +00:00
|
|
|
#define PCP_NOT_ON_TRACK 0xFF
|
2010-08-01 19:22:34 +00:00
|
|
|
/**
|
|
|
|
* Preferred points of each trackbit. Those are the ones perpendicular to the
|
2006-09-04 20:40:33 +00:00
|
|
|
* track, plus the point in extension of the track (to mark end-of-track). PCPs
|
|
|
|
* which are not on either end of the track are fully preferred.
|
2010-08-01 19:44:49 +00:00
|
|
|
* @see PCPpositions
|
|
|
|
*/
|
2009-09-20 23:11:01 +00:00
|
|
|
static const byte PreferredPPPofTrackAtPCP[TRACK_END][DIAGDIR_END] = {
|
2009-03-15 00:03:27 +00:00
|
|
|
{ // X
|
|
|
|
1 << DIR_NE | 1 << DIR_SE | 1 << DIR_NW, // NE
|
|
|
|
PCP_NOT_ON_TRACK, // SE
|
|
|
|
1 << DIR_SE | 1 << DIR_SW | 1 << DIR_NW, // SW
|
|
|
|
PCP_NOT_ON_TRACK // NE
|
|
|
|
}, { // Y
|
2006-04-05 08:28:03 +00:00
|
|
|
PCP_NOT_ON_TRACK,
|
|
|
|
1 << DIR_NE | 1 << DIR_SE | 1 << DIR_SW,
|
|
|
|
PCP_NOT_ON_TRACK,
|
|
|
|
1 << DIR_SW | 1 << DIR_NW | 1 << DIR_NE
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // UPPER
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_E | 1 << DIR_N | 1 << DIR_S,
|
|
|
|
PCP_NOT_ON_TRACK,
|
|
|
|
PCP_NOT_ON_TRACK,
|
|
|
|
1 << DIR_W | 1 << DIR_N | 1 << DIR_S
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // LOWER
|
2006-04-05 08:28:03 +00:00
|
|
|
PCP_NOT_ON_TRACK,
|
|
|
|
1 << DIR_E | 1 << DIR_N | 1 << DIR_S,
|
|
|
|
1 << DIR_W | 1 << DIR_N | 1 << DIR_S,
|
|
|
|
PCP_NOT_ON_TRACK
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // LEFT
|
2006-04-05 08:28:03 +00:00
|
|
|
PCP_NOT_ON_TRACK,
|
|
|
|
PCP_NOT_ON_TRACK,
|
|
|
|
1 << DIR_S | 1 << DIR_E | 1 << DIR_W,
|
|
|
|
1 << DIR_N | 1 << DIR_E | 1 << DIR_W
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // RIGHT
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_N | 1 << DIR_E | 1 << DIR_W,
|
|
|
|
1 << DIR_S | 1 << DIR_E | 1 << DIR_W,
|
|
|
|
PCP_NOT_ON_TRACK,
|
|
|
|
PCP_NOT_ON_TRACK
|
|
|
|
}
|
2006-03-29 16:30:26 +00:00
|
|
|
};
|
2006-04-05 08:28:03 +00:00
|
|
|
#undef PCP_NOT_ON_TRACK
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2006-04-05 08:45:29 +00:00
|
|
|
|
2006-03-29 16:30:26 +00:00
|
|
|
#define NUM_IGNORE_GROUPS 3
|
2006-04-05 08:45:29 +00:00
|
|
|
#define IGNORE_NONE 0xFF
|
2010-08-01 19:22:34 +00:00
|
|
|
/**
|
2013-01-08 22:46:42 +00:00
|
|
|
* In case we have a straight line, we place pylon only every two tiles,
|
2006-09-04 20:40:33 +00:00
|
|
|
* so there are certain tiles which we ignore. A straight line is found if
|
2010-08-01 19:44:49 +00:00
|
|
|
* we have exactly two PPPs.
|
|
|
|
*/
|
2009-09-20 23:11:01 +00:00
|
|
|
static const byte IgnoredPCP[NUM_IGNORE_GROUPS][TLG_END][DIAGDIR_END] = {
|
2009-03-15 00:03:27 +00:00
|
|
|
{ // Ignore group 1, X and Y tracks
|
|
|
|
{ // X even, Y even
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE,
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_NE | 1 << DIR_SW,
|
|
|
|
1 << DIR_NW | 1 << DIR_SE,
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // X even, Y odd
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE,
|
|
|
|
IGNORE_NONE,
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_NW | 1 << DIR_SE,
|
|
|
|
1 << DIR_NE | 1 << DIR_SW
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // X odd, Y even
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_NW | 1 << DIR_SE,
|
|
|
|
1 << DIR_NE | 1 << DIR_SW,
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE,
|
|
|
|
IGNORE_NONE
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // X odd, Y odd
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_NW | 1 << DIR_SE,
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE,
|
|
|
|
IGNORE_NONE,
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_NE | 1 << DIR_SW
|
|
|
|
}
|
2006-03-29 16:30:26 +00:00
|
|
|
},
|
2009-03-15 00:03:27 +00:00
|
|
|
{ // Ignore group 2, LEFT and RIGHT tracks
|
2006-04-05 08:28:03 +00:00
|
|
|
{
|
|
|
|
1 << DIR_E | 1 << DIR_W,
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE,
|
|
|
|
IGNORE_NONE,
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_E | 1 << DIR_W
|
|
|
|
}, {
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE,
|
|
|
|
1 << DIR_E | 1 << DIR_W,
|
|
|
|
1 << DIR_E | 1 << DIR_W,
|
|
|
|
IGNORE_NONE
|
2006-04-05 08:28:03 +00:00
|
|
|
}, {
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE,
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_E | 1 << DIR_W,
|
|
|
|
1 << DIR_E | 1 << DIR_W,
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE
|
2006-04-05 08:28:03 +00:00
|
|
|
}, {
|
2006-04-05 08:45:29 +00:00
|
|
|
1 << DIR_E | 1 << DIR_W,
|
|
|
|
IGNORE_NONE,
|
|
|
|
IGNORE_NONE,
|
2006-04-05 08:28:03 +00:00
|
|
|
1 << DIR_E | 1 << DIR_W
|
|
|
|
}
|
2006-03-29 16:30:26 +00:00
|
|
|
},
|
2009-03-15 00:03:27 +00:00
|
|
|
{ // Ignore group 3, UPPER and LOWER tracks
|
2006-04-05 08:28:03 +00:00
|
|
|
{
|
2006-04-05 08:45:29 +00:00
|
|
|
1 << DIR_N | 1 << DIR_S,
|
|
|
|
1 << DIR_N | 1 << DIR_S,
|
|
|
|
IGNORE_NONE,
|
|
|
|
IGNORE_NONE
|
2006-04-05 08:28:03 +00:00
|
|
|
}, {
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE,
|
|
|
|
IGNORE_NONE,
|
|
|
|
1 << DIR_N | 1 << DIR_S,
|
|
|
|
1 << DIR_N | 1 << DIR_S
|
2006-04-05 08:28:03 +00:00
|
|
|
}, {
|
2006-04-05 08:45:29 +00:00
|
|
|
IGNORE_NONE,
|
|
|
|
IGNORE_NONE,
|
|
|
|
1 << DIR_N | 1 << DIR_S ,
|
|
|
|
1 << DIR_N | 1 << DIR_S
|
2006-04-05 08:28:03 +00:00
|
|
|
}, {
|
2006-04-05 08:45:29 +00:00
|
|
|
1 << DIR_N | 1 << DIR_S,
|
|
|
|
1 << DIR_N | 1 << DIR_S,
|
|
|
|
IGNORE_NONE,
|
|
|
|
IGNORE_NONE
|
2006-04-05 08:28:03 +00:00
|
|
|
}
|
2006-03-29 16:30:26 +00:00
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2006-04-05 08:28:03 +00:00
|
|
|
#undef NO_IGNORE
|
|
|
|
|
2013-01-08 22:46:42 +00:00
|
|
|
/** Which pylons can definitely NOT be built */
|
2009-09-20 23:11:01 +00:00
|
|
|
static const byte DisallowedPPPofTrackAtPCP[TRACK_END][DIAGDIR_END] = {
|
2009-03-15 00:03:27 +00:00
|
|
|
{1 << DIR_SW | 1 << DIR_NE, 0, 1 << DIR_SW | 1 << DIR_NE, 0 }, // X
|
|
|
|
{0, 1 << DIR_NW | 1 << DIR_SE, 0, 1 << DIR_NW | 1 << DIR_SE}, // Y
|
|
|
|
{1 << DIR_W | 1 << DIR_E, 0, 0, 1 << DIR_W | 1 << DIR_E }, // UPPER
|
|
|
|
{0, 1 << DIR_W | 1 << DIR_E, 1 << DIR_W | 1 << DIR_E, 0 }, // LOWER
|
|
|
|
{0, 0, 1 << DIR_S | 1 << DIR_N, 1 << DIR_N | 1 << DIR_S }, // LEFT
|
|
|
|
{1 << DIR_S | 1 << DIR_N, 1 << DIR_S | 1 << DIR_N, 0, 0, }, // RIGHT
|
2006-03-29 16:30:26 +00:00
|
|
|
};
|
|
|
|
|
2006-04-05 08:28:03 +00:00
|
|
|
/* This array stores which track bits can meet at a tile edge */
|
2006-04-05 09:17:43 +00:00
|
|
|
static const Track TracksAtPCP[DIAGDIR_END][NUM_TRACKS_AT_PCP] = {
|
2006-04-05 08:28:03 +00:00
|
|
|
{TRACK_X, TRACK_X, TRACK_UPPER, TRACK_LOWER, TRACK_LEFT, TRACK_RIGHT},
|
|
|
|
{TRACK_Y, TRACK_Y, TRACK_UPPER, TRACK_LOWER, TRACK_LEFT, TRACK_RIGHT},
|
|
|
|
{TRACK_X, TRACK_X, TRACK_UPPER, TRACK_LOWER, TRACK_LEFT, TRACK_RIGHT},
|
|
|
|
{TRACK_Y, TRACK_Y, TRACK_UPPER, TRACK_LOWER, TRACK_LEFT, TRACK_RIGHT},
|
|
|
|
};
|
|
|
|
|
2006-04-05 09:17:43 +00:00
|
|
|
/* takes each of the 6 track bits from the array above and
|
2006-09-04 20:40:33 +00:00
|
|
|
* assigns it to the home tile or neighbour tile */
|
2006-04-05 09:17:43 +00:00
|
|
|
static const TileSource TrackSourceTile[DIAGDIR_END][NUM_TRACKS_AT_PCP] = {
|
2006-04-05 08:28:03 +00:00
|
|
|
{TS_HOME, TS_NEIGHBOUR, TS_HOME , TS_NEIGHBOUR, TS_NEIGHBOUR, TS_HOME },
|
|
|
|
{TS_HOME, TS_NEIGHBOUR, TS_NEIGHBOUR, TS_HOME , TS_NEIGHBOUR, TS_HOME },
|
|
|
|
{TS_HOME, TS_NEIGHBOUR, TS_NEIGHBOUR, TS_HOME , TS_HOME , TS_NEIGHBOUR},
|
|
|
|
{TS_HOME, TS_NEIGHBOUR, TS_HOME , TS_NEIGHBOUR, TS_HOME , TS_NEIGHBOUR},
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Several PPPs maybe exist, here they are sorted in order of preference. */
|
2009-03-15 00:03:27 +00:00
|
|
|
static const Direction PPPorder[DIAGDIR_END][TLG_END][DIR_END] = { // X - Y
|
|
|
|
{ // PCP 0
|
|
|
|
{DIR_NE, DIR_NW, DIR_SE, DIR_SW, DIR_N, DIR_E, DIR_S, DIR_W}, // evn - evn
|
|
|
|
{DIR_NE, DIR_SE, DIR_SW, DIR_NW, DIR_S, DIR_W, DIR_N, DIR_E}, // evn - odd
|
|
|
|
{DIR_SW, DIR_NW, DIR_NE, DIR_SE, DIR_S, DIR_W, DIR_N, DIR_E}, // odd - evn
|
|
|
|
{DIR_SW, DIR_SE, DIR_NE, DIR_NW, DIR_N, DIR_E, DIR_S, DIR_W}, // odd - odd
|
|
|
|
}, {// PCP 1
|
|
|
|
{DIR_NE, DIR_NW, DIR_SE, DIR_SW, DIR_S, DIR_E, DIR_N, DIR_W}, // evn - evn
|
|
|
|
{DIR_NE, DIR_SE, DIR_SW, DIR_NW, DIR_N, DIR_W, DIR_S, DIR_E}, // evn - odd
|
|
|
|
{DIR_SW, DIR_NW, DIR_NE, DIR_SE, DIR_N, DIR_W, DIR_S, DIR_E}, // odd - evn
|
|
|
|
{DIR_SW, DIR_SE, DIR_NE, DIR_NW, DIR_S, DIR_E, DIR_N, DIR_W}, // odd - odd
|
|
|
|
}, {// PCP 2
|
|
|
|
{DIR_NE, DIR_NW, DIR_SE, DIR_SW, DIR_S, DIR_W, DIR_N, DIR_E}, // evn - evn
|
|
|
|
{DIR_NE, DIR_SE, DIR_SW, DIR_NW, DIR_N, DIR_E, DIR_S, DIR_W}, // evn - odd
|
|
|
|
{DIR_SW, DIR_NW, DIR_NE, DIR_SE, DIR_N, DIR_E, DIR_S, DIR_W}, // odd - evn
|
|
|
|
{DIR_SW, DIR_SE, DIR_NE, DIR_NW, DIR_S, DIR_W, DIR_N, DIR_E}, // odd - odd
|
|
|
|
}, {// PCP 3
|
|
|
|
{DIR_NE, DIR_NW, DIR_SE, DIR_SW, DIR_N, DIR_W, DIR_S, DIR_E}, // evn - evn
|
|
|
|
{DIR_NE, DIR_SE, DIR_SW, DIR_NW, DIR_S, DIR_E, DIR_N, DIR_W}, // evn - odd
|
|
|
|
{DIR_SW, DIR_NW, DIR_NE, DIR_SE, DIR_S, DIR_E, DIR_N, DIR_W}, // odd - evn
|
|
|
|
{DIR_SW, DIR_SE, DIR_NE, DIR_NW, DIR_N, DIR_W, DIR_S, DIR_E}, // odd - odd
|
2006-04-05 08:28:03 +00:00
|
|
|
}
|
|
|
|
};
|
|
|
|
/* Geometric placement of the PCP relative to the tile origin */
|
2007-09-07 21:11:12 +00:00
|
|
|
static const int8 x_pcp_offsets[DIAGDIR_END] = {0, 8, 16, 8};
|
|
|
|
static const int8 y_pcp_offsets[DIAGDIR_END] = {8, 16, 8, 0};
|
2006-04-05 08:28:03 +00:00
|
|
|
/* Geometric placement of the PPP relative to the PCP*/
|
2007-09-07 21:11:12 +00:00
|
|
|
static const int8 x_ppp_offsets[DIR_END] = {-2, -4, -2, 0, 2, 4, 2, 0};
|
|
|
|
static const int8 y_ppp_offsets[DIR_END] = {-2, 0, 2, 4, 2, 0, -2, -4};
|
2009-01-25 19:27:13 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Offset for pylon sprites from the base pylon sprite.
|
|
|
|
*/
|
|
|
|
enum PylonSpriteOffset {
|
|
|
|
PSO_Y_NE,
|
|
|
|
PSO_Y_SW,
|
|
|
|
PSO_X_NW,
|
|
|
|
PSO_X_SE,
|
|
|
|
PSO_EW_N,
|
|
|
|
PSO_EW_S,
|
|
|
|
PSO_NS_W,
|
|
|
|
PSO_NS_E,
|
|
|
|
};
|
|
|
|
|
2006-04-05 08:28:03 +00:00
|
|
|
/* The type of pylon to draw at each PPP */
|
2009-01-25 19:27:13 +00:00
|
|
|
static const uint8 pylon_sprites[] = {
|
|
|
|
PSO_EW_N,
|
|
|
|
PSO_Y_NE,
|
|
|
|
PSO_NS_E,
|
|
|
|
PSO_X_SE,
|
|
|
|
PSO_EW_S,
|
|
|
|
PSO_Y_SW,
|
|
|
|
PSO_NS_W,
|
|
|
|
PSO_X_NW,
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Offset for wire sprites from the base wire sprite.
|
|
|
|
*/
|
|
|
|
enum WireSpriteOffset {
|
|
|
|
WSO_X_SHORT,
|
|
|
|
WSO_Y_SHORT,
|
|
|
|
WSO_EW_SHORT,
|
|
|
|
WSO_NS_SHORT,
|
|
|
|
WSO_X_SHORT_DOWN,
|
|
|
|
WSO_Y_SHORT_UP,
|
|
|
|
WSO_X_SHORT_UP,
|
|
|
|
WSO_Y_SHORT_DOWN,
|
|
|
|
|
|
|
|
WSO_X_SW,
|
|
|
|
WSO_Y_SE,
|
|
|
|
WSO_EW_E,
|
|
|
|
WSO_NS_S,
|
|
|
|
WSO_X_SW_DOWN,
|
|
|
|
WSO_Y_SE_UP,
|
|
|
|
WSO_X_SW_UP,
|
|
|
|
WSO_Y_SE_DOWN,
|
|
|
|
|
|
|
|
WSO_X_NE,
|
|
|
|
WSO_Y_NW,
|
|
|
|
WSO_EW_W,
|
|
|
|
WSO_NS_N,
|
|
|
|
WSO_X_NE_DOWN,
|
|
|
|
WSO_Y_NW_UP,
|
|
|
|
WSO_X_NE_UP,
|
|
|
|
WSO_Y_NW_DOWN,
|
|
|
|
|
|
|
|
WSO_ENTRANCE_SW,
|
|
|
|
WSO_ENTRANCE_NW,
|
2018-03-05 21:24:48 +00:00
|
|
|
WSO_ENTRANCE_NE,
|
|
|
|
WSO_ENTRANCE_SE,
|
2006-04-05 08:28:03 +00:00
|
|
|
};
|
|
|
|
|
2007-03-07 12:11:48 +00:00
|
|
|
struct SortableSpriteStruct {
|
2009-01-25 19:27:13 +00:00
|
|
|
uint8 image_offset;
|
2006-03-29 16:30:26 +00:00
|
|
|
int8 x_offset;
|
|
|
|
int8 y_offset;
|
|
|
|
int8 x_size;
|
|
|
|
int8 y_size;
|
|
|
|
int8 z_size;
|
|
|
|
int8 z_offset;
|
2007-03-07 12:11:48 +00:00
|
|
|
};
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2010-05-13 09:44:44 +00:00
|
|
|
/** Distance between wire and rail */
|
|
|
|
static const uint ELRAIL_ELEVATION = 10;
|
|
|
|
/** Wires that a draw one level higher than the north corner. */
|
|
|
|
static const uint ELRAIL_ELEVRAISE = ELRAIL_ELEVATION + TILE_HEIGHT;
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2016-11-05 11:53:03 +00:00
|
|
|
static const SortableSpriteStruct RailCatenarySpriteData[] = {
|
2009-03-15 00:03:27 +00:00
|
|
|
/* X direction
|
|
|
|
* Flat tiles:
|
|
|
|
* Wires */
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_X_SW, 0, 7, 15, 1, 1, ELRAIL_ELEVATION }, //! 0: Wire in X direction, pylon on the SW end only
|
|
|
|
{ WSO_X_NE, 0, 7, 15, 1, 1, ELRAIL_ELEVATION }, //! 1: Wire in X direction, pylon on the NE end
|
|
|
|
{ WSO_X_SHORT, 0, 7, 15, 1, 1, ELRAIL_ELEVATION }, //! 2: Wire in X direction, pylon on both ends
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2009-03-15 00:03:27 +00:00
|
|
|
/* "up" tiles
|
|
|
|
* Wires */
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_X_SW_UP, 0, 7, 15, 8, 1, ELRAIL_ELEVRAISE }, //! 3: Wire in X pitch up, pylon on the SW end only
|
|
|
|
{ WSO_X_NE_UP, 0, 7, 15, 8, 1, ELRAIL_ELEVRAISE }, //! 4: Wire in X pitch up, pylon on the NE end
|
|
|
|
{ WSO_X_SHORT_UP, 0, 7, 15, 8, 1, ELRAIL_ELEVRAISE }, //! 5: Wire in X pitch up, pylon on both ends
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2009-03-15 00:03:27 +00:00
|
|
|
/* "down" tiles
|
|
|
|
* Wires */
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_X_SW_DOWN, 0, 7, 15, 8, 1, ELRAIL_ELEVATION }, //! 6: Wire in X pitch down, pylon on the SW end
|
|
|
|
{ WSO_X_NE_DOWN, 0, 7, 15, 8, 1, ELRAIL_ELEVATION }, //! 7: Wire in X pitch down, pylon on the NE end
|
|
|
|
{ WSO_X_SHORT_DOWN, 0, 7, 15, 8, 1, ELRAIL_ELEVATION }, //! 8: Wire in X pitch down, pylon on both ends
|
2006-03-29 16:30:26 +00:00
|
|
|
|
|
|
|
|
2009-03-15 00:03:27 +00:00
|
|
|
/* Y direction
|
|
|
|
* Flat tiles:
|
|
|
|
* Wires */
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_Y_SE, 7, 0, 1, 15, 1, ELRAIL_ELEVATION }, //! 9: Wire in Y direction, pylon on the SE end only
|
|
|
|
{ WSO_Y_NW, 7, 0, 1, 15, 1, ELRAIL_ELEVATION }, //!10: Wire in Y direction, pylon on the NW end
|
|
|
|
{ WSO_Y_SHORT, 7, 0, 1, 15, 1, ELRAIL_ELEVATION }, //!11: Wire in Y direction, pylon on both ends
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2009-03-15 00:03:27 +00:00
|
|
|
/* "up" tiles
|
|
|
|
* Wires */
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_Y_SE_UP, 7, 0, 8, 15, 1, ELRAIL_ELEVRAISE }, //!12: Wire in Y pitch up, pylon on the SE end only
|
|
|
|
{ WSO_Y_NW_UP, 7, 0, 8, 15, 1, ELRAIL_ELEVRAISE }, //!13: Wire in Y pitch up, pylon on the NW end
|
|
|
|
{ WSO_Y_SHORT_UP, 7, 0, 8, 15, 1, ELRAIL_ELEVRAISE }, //!14: Wire in Y pitch up, pylon on both ends
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2009-03-15 00:03:27 +00:00
|
|
|
/* "down" tiles
|
|
|
|
* Wires */
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_Y_SE_DOWN, 7, 0, 8, 15, 1, ELRAIL_ELEVATION }, //!15: Wire in Y pitch down, pylon on the SE end
|
|
|
|
{ WSO_Y_NW_DOWN, 7, 0, 8, 15, 1, ELRAIL_ELEVATION }, //!16: Wire in Y pitch down, pylon on the NW end
|
|
|
|
{ WSO_Y_SHORT_DOWN, 7, 0, 8, 15, 1, ELRAIL_ELEVATION }, //!17: Wire in Y pitch down, pylon on both ends
|
2006-03-29 16:30:26 +00:00
|
|
|
|
|
|
|
/* NS Direction */
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_NS_SHORT, 8, 0, 8, 8, 1, ELRAIL_ELEVATION }, //!18: LEFT trackbit wire, pylon on both ends
|
|
|
|
{ WSO_NS_SHORT, 0, 8, 8, 8, 1, ELRAIL_ELEVATION }, //!19: RIGHT trackbit wire, pylon on both ends
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_NS_N, 8, 0, 8, 8, 1, ELRAIL_ELEVATION }, //!20: LEFT trackbit wire, pylon on N end
|
|
|
|
{ WSO_NS_N, 0, 8, 8, 8, 1, ELRAIL_ELEVATION }, //!21: RIGHT trackbit wire, pylon on N end
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_NS_S, 8, 0, 8, 8, 1, ELRAIL_ELEVATION }, //!22: LEFT trackbit wire, pylon on S end
|
|
|
|
{ WSO_NS_S, 0, 8, 8, 8, 1, ELRAIL_ELEVATION }, //!23: RIGHT trackbit wire, pylon on S end
|
2006-03-29 16:30:26 +00:00
|
|
|
|
|
|
|
/* EW Direction */
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_EW_SHORT, 7, 0, 1, 1, 1, ELRAIL_ELEVATION }, //!24: UPPER trackbit wire, pylon on both ends
|
|
|
|
{ WSO_EW_SHORT, 15, 8, 3, 3, 1, ELRAIL_ELEVATION }, //!25: LOWER trackbit wire, pylon on both ends
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_EW_W, 7, 0, 1, 1, 1, ELRAIL_ELEVATION }, //!28: UPPER trackbit wire, pylon on both ends
|
|
|
|
{ WSO_EW_W, 15, 8, 3, 3, 1, ELRAIL_ELEVATION }, //!29: LOWER trackbit wire, pylon on both ends
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_EW_E, 7, 0, 1, 1, 1, ELRAIL_ELEVATION }, //!32: UPPER trackbit wire, pylon on both ends
|
|
|
|
{ WSO_EW_E, 15, 8, 3, 3, 1, ELRAIL_ELEVATION } //!33: LOWER trackbit wire, pylon on both ends
|
2006-08-31 07:29:19 +00:00
|
|
|
};
|
2006-03-29 16:30:26 +00:00
|
|
|
|
2016-11-05 11:53:03 +00:00
|
|
|
static const SortableSpriteStruct RailCatenarySpriteData_Depot[] = {
|
2009-01-25 19:27:13 +00:00
|
|
|
{ WSO_ENTRANCE_NE, 0, 7, 15, 1, 1, ELRAIL_ELEVATION }, //! Wire for NE depot exit
|
|
|
|
{ WSO_ENTRANCE_SE, 7, 0, 1, 15, 1, ELRAIL_ELEVATION }, //! Wire for SE depot exit
|
|
|
|
{ WSO_ENTRANCE_SW, 0, 7, 15, 1, 1, ELRAIL_ELEVATION }, //! Wire for SW depot exit
|
|
|
|
{ WSO_ENTRANCE_NW, 7, 0, 1, 15, 1, ELRAIL_ELEVATION } //! Wire for NW depot exit
|
2006-03-29 16:30:26 +00:00
|
|
|
};
|
|
|
|
|
2016-11-05 11:53:03 +00:00
|
|
|
static const SortableSpriteStruct RailCatenarySpriteData_Tunnel[] = {
|
2018-03-05 21:24:48 +00:00
|
|
|
{ WSO_ENTRANCE_SW, 0, 7, 15, 1, 1, ELRAIL_ELEVATION }, //! Wire for NE tunnel (SW facing exit)
|
|
|
|
{ WSO_ENTRANCE_NW, 7, 0, 1, 15, 1, ELRAIL_ELEVATION }, //! Wire for SE tunnel (NW facing exit)
|
|
|
|
{ WSO_ENTRANCE_NE, 0, 7, 15, 1, 1, ELRAIL_ELEVATION }, //! Wire for SW tunnel (NE facing exit)
|
|
|
|
{ WSO_ENTRANCE_SE, 7, 0, 1, 15, 1, ELRAIL_ELEVATION } //! Wire for NW tunnel (SE facing exit)
|
2007-03-09 14:41:39 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
2010-08-01 19:22:34 +00:00
|
|
|
/**
|
|
|
|
* Refers to a certain element of the catenary.
|
2006-09-04 20:40:33 +00:00
|
|
|
* Identifiers for Wires:
|
|
|
|
* <ol><li>Direction of the wire</li>
|
|
|
|
* <li>Slope of the tile for diagonals, placement inside the track for horiz/vertical pieces</li>
|
2019-09-29 20:27:32 +00:00
|
|
|
* <li>Place where a pylon should be</li></ol>
|
2006-09-04 20:40:33 +00:00
|
|
|
* Identifiers for Pylons:
|
|
|
|
* <ol><li>Direction of the wire</li>
|
|
|
|
* <li>Slope of the tile</li>
|
|
|
|
* <li>Position of the Pylon relative to the track</li>
|
|
|
|
* <li>Position of the Pylon inside the tile</li></ol>
|
|
|
|
*/
|
2016-11-05 11:53:03 +00:00
|
|
|
enum RailCatenarySprite {
|
2006-03-29 16:30:26 +00:00
|
|
|
WIRE_X_FLAT_SW,
|
|
|
|
WIRE_X_FLAT_NE,
|
|
|
|
WIRE_X_FLAT_BOTH,
|
|
|
|
|
|
|
|
WIRE_X_UP_SW,
|
|
|
|
WIRE_X_UP_NE,
|
|
|
|
WIRE_X_UP_BOTH,
|
|
|
|
|
|
|
|
WIRE_X_DOWN_SW,
|
|
|
|
WIRE_X_DOWN_NE,
|
|
|
|
WIRE_X_DOWN_BOTH,
|
|
|
|
|
|
|
|
WIRE_Y_FLAT_SE,
|
|
|
|
WIRE_Y_FLAT_NW,
|
|
|
|
WIRE_Y_FLAT_BOTH,
|
|
|
|
|
|
|
|
WIRE_Y_UP_SE,
|
|
|
|
WIRE_Y_UP_NW,
|
|
|
|
WIRE_Y_UP_BOTH,
|
|
|
|
|
|
|
|
WIRE_Y_DOWN_SE,
|
|
|
|
WIRE_Y_DOWN_NW,
|
|
|
|
WIRE_Y_DOWN_BOTH,
|
|
|
|
|
|
|
|
WIRE_NS_W_BOTH,
|
|
|
|
WIRE_NS_E_BOTH,
|
|
|
|
|
|
|
|
WIRE_NS_W_N,
|
|
|
|
WIRE_NS_E_N,
|
|
|
|
|
|
|
|
WIRE_NS_W_S,
|
|
|
|
WIRE_NS_E_S,
|
|
|
|
|
|
|
|
WIRE_EW_N_BOTH,
|
|
|
|
WIRE_EW_S_BOTH,
|
|
|
|
|
|
|
|
WIRE_EW_N_W,
|
|
|
|
WIRE_EW_S_W,
|
|
|
|
|
|
|
|
WIRE_EW_N_E,
|
|
|
|
WIRE_EW_S_E,
|
|
|
|
|
|
|
|
INVALID_CATENARY = 0xFF
|
2007-03-07 12:11:48 +00:00
|
|
|
};
|
2006-03-29 16:30:26 +00:00
|
|
|
|
|
|
|
/* Selects a Wire (with white and grey ends) depending on whether:
|
2006-09-04 20:40:33 +00:00
|
|
|
* a) none (should never happen)
|
|
|
|
* b) the first
|
|
|
|
* c) the second
|
|
|
|
* d) both
|
|
|
|
* PCP exists.*/
|
2016-11-05 11:53:03 +00:00
|
|
|
static const RailCatenarySprite Wires[5][TRACK_END][4] = {
|
2009-03-15 00:03:27 +00:00
|
|
|
{ // Tileh == 0
|
2006-08-22 14:38:37 +00:00
|
|
|
{INVALID_CATENARY, WIRE_X_FLAT_NE, WIRE_X_FLAT_SW, WIRE_X_FLAT_BOTH},
|
|
|
|
{INVALID_CATENARY, WIRE_Y_FLAT_SE, WIRE_Y_FLAT_NW, WIRE_Y_FLAT_BOTH},
|
|
|
|
{INVALID_CATENARY, WIRE_EW_N_W, WIRE_EW_N_E, WIRE_EW_N_BOTH},
|
|
|
|
{INVALID_CATENARY, WIRE_EW_S_E, WIRE_EW_S_W, WIRE_EW_S_BOTH},
|
|
|
|
{INVALID_CATENARY, WIRE_NS_W_S, WIRE_NS_W_N, WIRE_NS_W_BOTH},
|
|
|
|
{INVALID_CATENARY, WIRE_NS_E_N, WIRE_NS_E_S, WIRE_NS_E_BOTH},
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // Tileh == 3
|
2006-08-22 14:38:37 +00:00
|
|
|
{INVALID_CATENARY, WIRE_X_UP_NE, WIRE_X_UP_SW, WIRE_X_UP_BOTH},
|
2006-03-29 16:30:26 +00:00
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // Tileh == 6
|
2006-03-29 16:30:26 +00:00
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
2006-08-22 14:38:37 +00:00
|
|
|
{INVALID_CATENARY, WIRE_Y_UP_SE, WIRE_Y_UP_NW, WIRE_Y_UP_BOTH},
|
2006-03-29 16:30:26 +00:00
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // Tileh == 9
|
2006-03-29 16:30:26 +00:00
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
2006-08-22 14:38:37 +00:00
|
|
|
{INVALID_CATENARY, WIRE_Y_DOWN_SE, WIRE_Y_DOWN_NW, WIRE_Y_DOWN_BOTH},
|
2006-03-29 16:30:26 +00:00
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
2009-03-15 00:03:27 +00:00
|
|
|
}, { // Tileh == 12
|
2006-08-22 14:38:37 +00:00
|
|
|
{INVALID_CATENARY, WIRE_X_DOWN_NE, WIRE_X_DOWN_SW, WIRE_X_DOWN_BOTH},
|
2006-03-29 16:30:26 +00:00
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
{INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY, INVALID_CATENARY},
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
#endif /* ELRAIL_DATA_H */
|